← Quantum Technology AtlasTechnologies · Machines · Architectures · OrganisationsРусскийעברית

IBM Quantum Kookaburra

IBM

IBM Quantum Kookaburra

IBM · superconducting circuits · PLANNED (not delivered) (2026 target) · qubits not published · access: n/a

Register profile — the machine's variant of its architecture

qubit type: fixed-frequency transmon
gate mechanism: tunable coupler + c-coupler
connectivity: degree-6 Tanner graph for [[144,12,12]]
control: room-temperature RF
control placement: room-temp
readout: dispersive
gate evidence: no published figure
decoder mode: planned — named in a roadmap only
codes: gross
flags: schedule risk

Technologies by layer — the machine's cell per layer

1 Qubit carrier
Transmon · primary ▥ 🔎
fixed-frequency transmon; PLANNED 2026 module, not delivered as of 15 Sep 2026
2 Encoding
Bare physical qubit (no encoding) · primary ◌ 🔎
Bare two-level subspace — Computational subspace of an anharmonic oscillator; leakage to |2⟩ is the price.
3 Gate mechanism
Tunable-coupler CZ / iSWAP · primary ▤ 🔎
tunable coupler + c-coupler; named first c-coupler vehicle (PLANNED)
4 Connectivity / transport
Long-range on-chip couplers (c-couplers, mm-scale) · primary ▣ Fig. 1a (bicycle architecture: long-range-connected modular hardware) ✅
degree-6 Tanner graph for gross [[144,12,12]] code (intended)
5 Control
Room-temperature electronics + per-qubit coax/flex · primary ▥ 🔎
room-temperature RF (intended)
6 Readout
Dispersive microwave readout (+TWPA, Purcell) · primary ◌ 🔎
dispersive (intended)
7 Code
Non-local qLDPC codes (bivariate bicycle, 'gross') · primary ▣ Fig. 1a (qLDPC bicycle architecture); §2.1 Review of bivariate bicycle codes ✅
gross [[144,12,12]] qLDPC memory with attached logical processing unit (LPU); PLANNED 2026, not demonstrated
8 Decoder
Relay-BP for qLDPC (FPGA) · primary ▣ Fig. 8b (Kookaburra memory experiment real-time budget); Fig. 5 (XCVU19P floorplan) ✅
Relay-BP on FPGA for [[144,12,12]], intended in-loop; hardware testing expected as early as 2026 with Kookaburra
9 Interconnect
Multi-chip modules / l-couplers (same cryostat) · primary ▣ Fig. 2 (module components: code, LPU, factory, code-code adapter) ✅
multi-chip module interconnect (intended); not delivered
10 Manufacturing
Superconducting-qubit lithography (Al/AlOx/Al junctions, Nb wiring, 300 mm) · primary ◌ 🔎
superconducting-qubit lithography (Nb/Al JJ)
evidence: ✅ 4 / 10

Pictures

Every picture carries the story of what it shows and its credit line.

MON-F8 — Superconducting qubit trends
A data plot, on a logarithmic scale, of superconducting physical qubit count against year from 2015 to 2035: filled gold points are demonstrated processors (Sycamore 53, Osprey 433, Condor 1,121), open points are roadmap targets, and a dotted blue model doubles yearly from 58 qubits in 2020. Made by Raveh Neeman (Qodeh) for this map, dated 6 September 2026. Notice the three light-blue ceiling lines for room-temperature electronics, cryogenic CMOS and superconducting single-flux-quantum control, each marking how far that control approach can scale. MON-F8 — Superconducting qubit trends — Raveh Neeman (Qodeh), CC BY 4.0 (Superconductor Electronics Monitor 2026 v1.1, © Raveh Neeman 2026). doi.org/10.5281/zenodo.22537315